

REMARKS

Claims 1, 44, 45, 48, 55-57, 60-63, 66-69, 72-75, 78-81 and 84-92 are pending in the application with claims 1, 44, 45 and 48 being independent. Claims 1, 44, 45, 48, 61-63 and 66 have been amended, claims 2-43, 46, 47, 49-54, 58, 59, 64, 65, 70, 71, 76, 77, 82 and 83 have been canceled, and claims 85-92 have been added. Support for the amendments to the independent claims may be found in the application at, for example, Fig. 1E and page 13, lines 6-15. Claims 61-63 and 66 have been amended to correct minor typographical errors. Support for new claims 85-87 may be found in the application at, for example, page 10, lines 17-18, and support for new claims 88-92 may be found in the application at, for example, page 5, line 13 to page 6, line 4. No new matter has been introduced.

The claims have been rejected under section 112, first paragraph. In response to this rejection, the independent claims have been amended to remove the references to the bottom-gate type transistor upon which the rejection was based. Applicant requests reconsideration and withdrawal of this rejection in view of these amendments.

Claims 61-63 and 66 have been amended in response to the Examiner's objections.

As amended, each of the independent claims is believed to be allowable over the art of record because the art of record does not describe or suggest an arrangement in which a first conductive layer is vertically overlapped with a channel region and has an insulating film interposed therebetween, a second conductive layer is formed over the first conductive layer, a third conductive layer is formed over the insulating film, a fourth conductive layer is formed over the third conductive layer, an interlayer insulating film is formed over the conductive layers, and a wiring is connected to a source or drain region, where a width of the second conductive layer is narrower than that of the first conductive layer, the first conductive layer extends beyond side edges of the second conductive layer and extending portions of the first conductive layer overlap first portions of a pair of regions between a channel region and source and drain regions while the second portions are not overlapped by the first conductive layer, a width of the third conductive layer is narrower than that of the fourth conductive layer, the fourth conductive layer

Applicant : Hisashi Ohtani
Serial No. : 09/389,393
Filed : September 3, 1999
Page : 12 of 12

Attorney's Docket No.: 07977-204002 / US3480D1

extends beyond side edges of the third conductive layer, and the wiring overlaps with the third and fourth conductive layers, as recited in each of independent claims 1, 44, 45 and 48.

Applicant submits that all claims are in condition for allowance.

Enclosed is a \$1020 check for the three-month Petition for Extension of Time fee. Please apply any other charges or credits to deposit account 06-1050.

Respectfully submitted,

Date: 11/28/05



John F. Hayden
Reg. No. 37,640

Fish & Richardson P.C.
1425 K Street, N.W.
11th Floor
Washington, DC 20005-3500
Telephone: (202) 783-5070
Facsimile: (202) 783-2331